Yazar "Celebi A." seçeneğine göre listele

Listeleniyor 1 - 2 / 2
  • [ X ]
    Öğe
    Efficient Hardware Implementation of Real-Time Object Tracking
    (Institute of Electrical and Electronics Engineers Inc., 2022) Njuguna J.C.; Alabay E.; Celebi A.; Celebi A.T.; Gullu M.K.
    This paper presents a novel hardware architecture for the minimum output sum of squared error (MOSSE) tracker algorithm. The proposed hardware architecture is built using a high-level synthesis (HLS) approach to generate hardware blocks from C++ code. Furthermore, real-time testing and verification are done using an FPGA device fabricated at a 16nm technology node. The microbolometer thermal imaging sensor which has 17 ?m pixel pitch, 640×480 video resolution and 30 frames/second (fps) frame rate is used. Using the HLS tool, the maximum clock frequency and frame rate of 300 MHz and 60 fps are achieved respectively. Generated register transfer level (RTL) and Matlab simulations pose negligible differences between hardware and software implementations. Experimental results reveal that the proposed architecture balances hardware resource utilization and target tracking accuracy for consumer electronics applications. © 2022 IEEE.
  • [ X ]
    Öğe
    An FPGA based Real-Time Flat Field Correction for Infrared Focal Plane Arrays
    (Institute of Electrical and Electronics Engineers Inc., 2023) Njuguna J.C.; Alabay E.; Celebi A.; Celebi A.T.; Gullu M.K.
    Correction of fixed pattern noise (FPN) plays a vital role in fully exploiting the potential of the infrared focal plane arrays (IRFPA). The paper presents FPGA based hardware architecture for flat field correction (FFC) for thermal camera with an external shutter. The proposed hardware architecture is built using a high-level synthesis (HLS) approach to generate Verilog or VHDL codes from C++ code. HLS Video Direct Memory Access (VDMA) generated have 256-bit width interconnected with First In First Out (FIFO) that reduces Double Data Rate (DDR) traffic. The design is tested on Efinix quantum technology that delivers substantial power, performance, area, and advantages over traditional FPGA products. The design achieves a maximum frequency of 400 MHz and one pixel per clock. Long Wavelength Infrared (LWIR) thermal camera with a resolution of $640\times 512$ and 12um pitch is used as the source for the raw video. The design achieves 60 frames per second (fps). © 2023 IEEE.